White Paper

A study of AES and its efficient implementation on eSi-RISC

Introduction
This White Paper provides some practical examples of calculating the Advanced Encryption Standard (AES) on 16 and 32-bit versions of eSi-RISC. The basic software implementation is refined using known techniques in the literature, and a novel implementation of Bertoni’s transposed MixColumns() transformation provides the most optimised fully software implementation. The final cycle count on eSi-3250 is shown to be better than ARM7TDMI, ARM9TDMI and LEON-2 embedded processor benchmarks and the code density is superior. Finally the white paper looks at how the user-defined instruction extensions can provide additional saving in power, memory and computation cycles.

Embedded systems have become ubiquitous in recent years stemming from the exponential growth in mobile phones, PDAs, portable multimedia devices and smart cards. This has lead to a need for strong cryptography to protect users identity, transactions and allow secure billing. This includes security in both wireless communications and authentication. Since embedded systems have limited resources then it is essential that the cryptography overhead is as small as possible.

The main drawback with block ciphers like AES [1] is that they are quite costly to implement in software, but have simple hardware realizations using logical bit operations and manipulation. Offloading these operations from software to hardware using user-defined instructions tightly coupled to a processor leads to considerable clock cycle savings. The AES algorithm is specified in many wireless standards as the MAC protocol encryption method [2...] [8], and also in RFID tags [9].

AES algorithm description
The AES algorithm is described in [1] in terms of operations on a 128-bit block of data (16 bytes), using keys of length 128, 192 and 256 bits. The 16 input bytes are first arranged in a 4x4 State matrix filled columnwise. The encoding operation is described by 4 transformations on the State matrix; SubBytes(), ShiftRows(), MixColumns() and AddRoundKey(). These functions are called sequentially in a number of Rounds between 10 and 14 for the various key lengths. The final round is slightly different from the others in omitting MixColumns(). The code detailed here was adapted from [9].

```c
void Cipher(int Nr, int Nk, unsigned char *RoundKey, const unsigned char *in, unsigned char *out)
{
    int c, r, round = 0;
    unsigned char state[4][4];

    // Copy the input Plaintext to state array.
    for (c = 0; c < 4; c++)
        for (r = 0; r < 4; r++)
            state[c][r] = in[c * 4 + r];
}
```
The SubBytes() transformation is a non-linear byte substitution that operates independently on each byte of the State using a 256 byte substitution table called an SBOX. The transformation is described by a look-up table operating on each byte and substituting back in-place in the State matrix. For various reasons that will become clear later the state is stored state[col][row].

```c
inline static void SubBytes(unsigned char state[4][4])
{
    int c, r;
    for(c=0;c<4;c++)
    {
        for(r=0;r<4;r++)
        {
            state[c][r] = sbox[state[c][r]];
        }
    }
}
```

In the ShiftRows() transformation, the bytes in the last three rows of State are cyclically shifted left over 1 to 3 bytes respectively. The first row is left un-shifted.
Figure 3: ShiftRows subroutine

The MixColumns() transformation operates on State column-by-column, treating each column as a four term polynomial. The polynomials over GF(2^8) are multiplied modulo x^4+1 with a fixed polynomial and written back to State in-place. The polynomial multiplication by {02} is carried out with the macro xtime() as described in [1], and multiplication by other polynomials is performed by adding intermediate results.

```c
// multiply one byte in GF(2^8) by {02}
#define BPOLY 0x1b
#define xtime(x) (((x)<<1) ^ (((x)>>7) & 1) * BPOLY))

inline static void MixColumns(unsigned char state[4][4])
{
    int c;
    unsigned char temp, t;
    for (c = 0; c < 4; c++)
    {
        t = state[c][0];
        temp = state[c][0] ^ state[c][1] ^ state[c][2] ^ state[c][3];
        state[c][0] ^= xtime(state[c][0] ^ state[c][1]) ^ temp;
        state[c][1] ^= xtime(state[c][1] ^ state[c][2]) ^ temp;
        state[c][2] ^= xtime(state[c][2] ^ state[c][3]) ^ temp;
        state[c][3] ^= xtime(state[c][3] ^ t) ^ temp;
    }
}
```

Figure 4: MixColumns subroutine

Finally the AddRoundKey() transformation operates columnwise XOR'ing the column with bytes from the Key Schedule, based on the round and column index.
Now the basic algorithm has been introduced it is necessary to get a feel for how this performs on an embedded processor.

The eSi-RISC tool chain is based on the GNU suite and benefits from seamless integration within the Eclipse Integrated Development Environment (IDE). For clarity the algorithms are implemented in “C” using efficient loops and compiled for a Release build with –O2 optimization which gives a good balance between code size and execution speed. The eSi-RISC is configured with 32-bit wide instruction memory, so that 32-bit instructions can be fetched in a single cycle. The eSi-RISC compiler is very efficient at producing optimised code, often as good as hand crafted assembly language. In addition the instruction set is optimised so that many instructions are encoded in 16-bits leading to a high code density.

The eSi-RISC family of processors have a configurable instruction set, and the following instructions are required for best performance in cryptographic applications.

- barrel shift instruction
- hardware loop
- scaled update addressing

In Table 1 we detail the cycle count and program code size of the basic un-optimised implementation, denoted aes0, for the 3 eSi-RISC family members. An additional 256 bytes is needed for SBOX table look-up.

<table>
<thead>
<tr>
<th></th>
<th>eSi-1600</th>
<th></th>
<th>eSi-3200</th>
<th></th>
<th>eSi-3250</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>cycles</td>
<td>p codesize</td>
<td>cycles</td>
<td>p codesize</td>
<td>cycles</td>
<td>p codesize</td>
</tr>
<tr>
<td>aes0</td>
<td>4748</td>
<td>624</td>
<td>4818</td>
<td>732</td>
<td>4606</td>
<td>618</td>
</tr>
</tbody>
</table>

Table 1: Basic un-optimised AES encryption code.

The eSi-1600 is a 16-bit processor, while eSi-3200 and eSi-3250 are 32-bit, where eSi-3250 has more internal registers than eSi-3200. In the next section we consider how the basic algorithm is restructured in C for faster implementation.

### Fast and efficient software enhancement

For pure software enhancement the methods found in [11], [12] and [13] for Intel StrongARM SA-1110, Ultra SPARC III, PowerPC, AMD Athlon 64, and Pentium are helpful, but are targeted at high end CPUs that have large and efficient cache memory architectures. For implementations on
embedded processors the references [13], [14] and [15] cover the concepts, while [15] has cycle counts for ARM7TDMI, ARM9TDMI and [16] has cycle counts and code size for LEON-2.

The fastest implementations use T-tables [11], [12] and [13] which require 16 look-ups into large tables to aggregate the all the steps except for AddRoundKey(). These tables are 4kB, and separate tables are required for the last round and for encryption and decryption. This leads to 16kB of memory to achieve the lowest cycle counts. T-table methods compute an AES-128 in 160 to 480 cycles, depending on the processor instruction set, equivalent to 10 to 30 cycles per byte. On processors with a cache this performance can only be realised with a cache size of 8kB or more, and has an impact on other software tasks, whereby the cache is emptied for AES and needs refilling for other tasks to continue efficiently. Apart from excessive memory usage, security is compromised by the threat of cache-based side-channel attacks [17]. Since memory accesses are normally the most energy-intensive instructions then cache hungry algorithms should be avoided. As eSi-RISC is a customised processor it can be configured without a cache and all the memory internal. This gives rise to a simple ROM table approach where the processor is being used mainly as an encryption co-processor in a larger SoC, and the full efficiency of T-tables can be realised.

For a typical embedded processor application where encryption is only one of the tasks being performed, then it becomes necessary to minimise the code-size. The SBOX table is only 256 bytes and is the only table necessary for encryption and decryption. In the subsequent analysis we optimise the code to only use this table and include specific enhancements for a 32-bit processor (although the code will still execute on a 16-bit processor without modification).

There are 3 nested for-loops; assigning the plain-text to the State, AddRoundKey() and assigning the State to the output array that can be performed 4-bytes at a time. By defining a pointer that can index State as four 32-bit words then the new code achieves some reduction in memory accesses. The RoundKey must also be indexed in the same way. The new code fragments are shown below.

```c
inline static void AddRoundKey(int round, unsigned char *RoundKey, unsigned long *state32)
{

    unsigned long *key32 = (unsigned long *) &RoundKey[4*round*Nb];

    // Update state with results
    state32[0] = state32[0] ^ key32[0];
}
```

*Figure 6: AddRoundKey subroutine optimised for accessing State by 32-bit columns*
This modification we call aes1 and the resulting speed-up is considerable.

<table>
<thead>
<tr>
<th></th>
<th>eSi-1600</th>
<th></th>
<th>eSi-3200</th>
<th></th>
<th>eSi-3250</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>cycles</td>
<td>p codesize</td>
<td>cycles</td>
<td>p codesize</td>
<td>cycles</td>
<td>p codesize</td>
</tr>
<tr>
<td>aes0</td>
<td>4748</td>
<td>624</td>
<td>4818</td>
<td>732</td>
<td>4606</td>
<td>618</td>
</tr>
<tr>
<td>aes1</td>
<td>3391</td>
<td>776</td>
<td>3143</td>
<td>692</td>
<td>2918</td>
<td>682</td>
</tr>
</tbody>
</table>

Table 2: Cycle count comparison after 32-bit column access optimization.

A profile of the code shows that more than 50% of the cycle count is taken up by MixColumns(). In [13] Gladman introduces a 4-byte at a time enhancement to MixColumns that requires the embedded processor to have a barrel-shift instruction. This code performs 4 GF(2^8) multiplications in a 32-bit column and accumulates with the other columns after rotation.

```c
void Cipher(int Nr, int Nk, unsigned char *RoundKey, const unsigned char *in, unsigned char *out)
{
    int round = 0;
    unsigned long *in32 = (unsigned long *) in;
    unsigned long *out32 = (unsigned long *) out;
    unsigned char state[4][4];
    unsigned long *state32 = (unsigned long *) &state[0][0];

    // Copy the input Plaintext to state array.
    state32[0] = in32[0];
    state32[1] = in32[1];
    state32[3] = in32[3];

    // The encryption process is over.
    // Copy the state array to output array.
    out32[0] = state32[0];
    out32[1] = state32[1];
    out32[2] = state32[2];
    out32[3] = state32[3];
}
```

```c
void Cipher(int Nr, int Nk, unsigned char *RoundKey, const unsigned char *in, unsigned char *out)
{
    int round = 0;
    unsigned long *in32 = (unsigned long *) in;
    unsigned long *out32 = (unsigned long *) out;
    unsigned char state[4][4];
    unsigned long *state32 = (unsigned long *) &state[0][0];

    // Copy the input Plaintext to state array.
    state32[0] = in32[0];
    state32[1] = in32[1];
    state32[3] = in32[3];

    // The encryption process is over.
    // Copy the state array to output array.
    out32[0] = state32[0];
    out32[1] = state32[1];
    out32[2] = state32[2];
    out32[3] = state32[3];
}
```

Figure 7: Encryption subroutine optimised for accessing State by 32-bit columns

Figure 8: MixColumns optimization to perform 4 byte-wise GF(2^8) multiplications in a 32-bit word

Figure 8: MixColumns optimization to perform 4 byte-wise GF(2^8) multiplications in a 32-bit word

A profile of the code shows that more than 50% of the cycle count is taken up by MixColumns(). In [13] Gladman introduces a 4-byte at a time enhancement to MixColumns that requires the embedded processor to have a barrel-shift instruction. This code performs 4 GF(2^8) multiplications in a 32-bit column and accumulates with the other columns after rotation.

```c
// multiply four bytes in GF(2^8) by {02} in parallel
#define m1  0x80080808
#define m2  0x7f7f7f7f
#define gf_mulx(x) ((((x) & m2) << 1) ^ ((((x) & m1) >> 7) * BPOLY))
#define upr(x, n)  (((x) << (8 * (n))) | ((x) >> (32 - 8 * (n))))
#define fwd_mcol(x) ((g2=gf_mulx(x),g2^upr((x)^g2,3)^upr((x),2)^upr((x),1))

unsigned long g2;
inline static void MixColumns(unsigned long *state32)
{
    state32[0] = fwd_mcol(state32[0]);
    state32[1] = fwd_mcol(state32[1]);
    state32[2] = fwd_mcol(state32[2]);
    state32[3] = fwd_mcol(state32[3]);
}
```

Figure 8: MixColumns optimization to perform 4 byte-wise GF(2^8) multiplications in a 32-bit word
This modification, called aes2, has a very significant impact on cycle count and instructing GCC to unroll loops gives further improvements for a modest increase in program code size. Note that aes2 is 3x faster than aes0 on 32-bit processors, as shown below.

<table>
<thead>
<tr>
<th></th>
<th>eSi-1600</th>
<th>eSi-3200</th>
<th>eSi-3250</th>
</tr>
</thead>
<tbody>
<tr>
<td>cycles</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>p codesize</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>aes0</td>
<td>4748</td>
<td>4818</td>
<td>4606</td>
</tr>
<tr>
<td>p codesize</td>
<td>624</td>
<td>732</td>
<td>618</td>
</tr>
<tr>
<td>aes1</td>
<td>3391</td>
<td>3143</td>
<td>2918</td>
</tr>
<tr>
<td>p codesize</td>
<td>776</td>
<td>692</td>
<td>682</td>
</tr>
<tr>
<td>aes2</td>
<td>4422</td>
<td>1602</td>
<td>1309</td>
</tr>
<tr>
<td>p codesize</td>
<td>1698</td>
<td>888</td>
<td>894</td>
</tr>
</tbody>
</table>

Table 3: Cycle counts for final optimization of the standard algorithm

Transposed State matrix

The previous section detailed some software enhancements based on the standard algorithm. To get further savings Bertoni noted in [15] that the rotation operations in MixColumns() could be removed by working with the transposed State matrix. The other transformations however need to take the transposed matrix into account, in particular the AddRoundKey needs to operate rowwise instead of columnwise. Bertoni noted that this transposed form gives about 25% saving in decryption and is 2% worse for encryption.

A consequence of performing the operations rowwise is that ShiftRows() can now be performed with an efficient 32-bit barrel shift as shown below.

```c
#define dnr(x,n) (((x) << (32 - 8 * (n))) | ((x) >> (8 * (n))))

inline static void ShiftRows(unsigned long *state32)
{
    state32[1] = dnr(state32[1], 1);
    state32[2] = dnr(state32[2], 2);
    state32[3] = dnr(state32[3], 3);
}
```

Figure 9: ShiftRows can be performed with a 32-bit barrel shift if state is stored in transposed form

In this section a new form of Bertoni’s algorithm is introduced that gives good saving in encryption, because it requires only 2 intermediate variables, 1 fewer XORs and the same number of GF multiplies as Bertoni’s method. First the Bertoni code fragment is given below with 16 XOR, 4 GF multiplies and 5 intermediate variables. We note that the y[] array, temp and state32[] array need to be held in registers at the same time for the state update.
Next we present the new method which takes advantage of the fact that a variable XOR’d with itself is zero to remove some intermediates.

This new method called aes3 is compared to the non-transposed form below. Whilst the eSi-3200 doesn’t benefit from this change, the eSi-3250 is 5% faster.

<table>
<thead>
<tr>
<th></th>
<th>eSi-1600</th>
<th>eSi-3200</th>
<th>eSi-3250</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>cycles</td>
<td>p codesize</td>
<td>cycles</td>
</tr>
<tr>
<td>aes2</td>
<td>4422</td>
<td>1698</td>
<td>1602</td>
</tr>
<tr>
<td>aes3</td>
<td>3560</td>
<td>1678</td>
<td>1783</td>
</tr>
</tbody>
</table>

Table 4: Cycle counts for final transposed form aes3, compared to earlier versions.

To get a feel for how good these results really are we compare them to those of the ARM and LEON-2 processor taking the figures from [15] and [16]
### Table 5: Cycle count comparison with other CPUs.

<table>
<thead>
<tr>
<th>CPU</th>
<th>Version</th>
<th>Encryption</th>
</tr>
</thead>
<tbody>
<tr>
<td>ARM7TDMI</td>
<td>Transposed</td>
<td>1675</td>
</tr>
<tr>
<td></td>
<td>Gladman</td>
<td>1641</td>
</tr>
<tr>
<td>ARM9TDMI</td>
<td>Transposed</td>
<td>1384</td>
</tr>
<tr>
<td></td>
<td>Gladman</td>
<td>1374</td>
</tr>
<tr>
<td>LEON-2</td>
<td>Transposed</td>
<td>1636</td>
</tr>
<tr>
<td>eSi-3250</td>
<td>Transposed (aes3)</td>
<td>1252</td>
</tr>
<tr>
<td></td>
<td>Gladman (aes2)</td>
<td>1309</td>
</tr>
</tbody>
</table>

The eSi-3250 is 10% more efficient than the ARM9TDMI, 31% more efficient than the ARM7TDMI and 30% better than LEON-2 and ARM7TDMI. In terms of code size the only comparison is with [16], and the SBOX table is included for comparison with LEON-2.

### Table 6: Code size comparison with other CPUs.

<table>
<thead>
<tr>
<th>CPU</th>
<th>Version</th>
<th>Encryption</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEON-2</td>
<td>Transposed</td>
<td>2168 bytes</td>
</tr>
<tr>
<td>eSi-3250</td>
<td>Transposed (aes3)</td>
<td>1234 bytes</td>
</tr>
<tr>
<td></td>
<td>Gladman (aes2)</td>
<td>1150 bytes</td>
</tr>
</tbody>
</table>

The eSi-3250 requires only 57% of the code space compared to LEON-2, because of its mixed 16/32-bit instruction capability giving exceptional code density.

### Enhancement with custom instructions

It is now instructive to see if this loop can be accelerated by a user-defined instruction. On eSi-RISC user-defined instructions are implemented in small hardware accelerators attached to the main processor and able to access the register file for up to 2 input arguments and 1 output argument. For simple logical operations like a square root these correspond to very efficient hardware taking only a few logic gates. The user-defined instructions have a “C” subroutine call prototype for simple integration into the code. The actual assembly language instruction is inlined after the arguments are resolved to avoid the overhead of an actual function call. In addition user-defined instructions can take multiple clock cycles to compute their result if required.

Applying this to AES we can either add custom instructions for speeding up the aes2 or aes3 implementations described above. In [16] they chose to add an instruction to perform 1 byte of SBOX substitution and rotation within a 32-bit word, which means working with the Transposed AES state matrix. This combines the ShiftRows() and SubBytes() transformations into one. We implemented a 4-byte version of this instruction able to perform 4 SBOX substitutions and rotation in a single cycle.

```c
inline static void SubBytesShiftRows(unsigned long)
{
    state32[0] = user3(state32[0], 0);
    state32[1] = user3(state32[1], 1);
    state32[2] = user3(state32[2], 2);
    state32[3] = user3(state32[3], 3);
}
```

**Figure 12: User defined instruction for accelerating SubBytes and ShiftRows in transposed form**
To accelerate MixColumns() the GF multiplication and 3 XORs can be combined, leaving a final XOR in the C code. We refer to this implementation as aes3SM to indicate it includes SubBytes() ShiftRows() and MixColumns() optimization.

```c
inline static void MixColumns(unsigned long *state32) {
    unsigned long temp, state32_0_;
    state32_0_ = state32[0];
    state32[0] = user4(state32[0], state32[1]) ^ temp;
    state32[1] = user4(state32[1], state32[2]) ^ temp;
    state32[2] = user4(state32[2], state32[3]) ^ temp;
    state32[3] = user4(state32[3], state32_0_) ^ temp;
}
```

Figure 13: User defined instruction for accelerating MixColumns in transposed form.

Similar optimizations can be performed on the untransposed form aes2, and the result of these is referred to as aes2SM. The cycle counts for these optimizations are summarised below. The cycle counts for the transposed form are comparable to the T-table look-up methods. The results from [16], where the sbox instruction and GF multiply were accelerated are included here for comparison.

<table>
<thead>
<tr>
<th>CPU</th>
<th>Version</th>
<th>Encryption</th>
<th>Cycles</th>
<th>Codesize</th>
</tr>
</thead>
<tbody>
<tr>
<td>eSi-3200</td>
<td>aes2SM</td>
<td>833</td>
<td>496</td>
<td></td>
</tr>
<tr>
<td></td>
<td>aes3SM</td>
<td>551</td>
<td>502</td>
<td></td>
</tr>
<tr>
<td>eSi-3250</td>
<td>aes2SM</td>
<td>745</td>
<td>508</td>
<td></td>
</tr>
<tr>
<td></td>
<td>aes3SM</td>
<td>488</td>
<td>546</td>
<td></td>
</tr>
<tr>
<td>LEON-2</td>
<td>sbox + gf2mul instr (optimized)</td>
<td>612</td>
<td>680</td>
<td></td>
</tr>
</tbody>
</table>

Table 7: Cycle counts and codesize for hardware accelerated CPUs

The eSi-1600 cannot be accelerated with the same user defined instructions since it only takes 16-bit words at a time, however it is possible to define instructions to speed AES up on 16-bit machines, but that is beyond the scope of this white paper.

In conclusion the transposed form gives the lowest cycle count when combined with custom instructions, and this is comparable to T-table look-up forms. A speed-up of 2.56x is obtained by the addition of custom instructions compared to the best software implementation. In addition the SBOX table is no longer required in the software, and the same custom instruction can be used to accelerate the Key expansion. Typical full custom hardware AES would perform the transformation in around 40 cycles or 12x faster but without the flexibility offered by the software version.

**Conclusion**

The AES a ubiquitous algorithm finding application in many embedded systems. This white paper has examined the AES algorithm and gone through the known optimizations to achieve the highest software performance on a 32-bit architecture. The eSi-RISC architecture is well suited to performing this function efficiently using its standard instruction set. It was shown that a novel modification to Bertoni’s transposed MixColumns() resulted in eSi-3250 being more efficient than the ARM9TDMI in terms of cycle count. In addition code density was much better than LEON-2 because of the mixed 16/32-bit instruction set. To achieve higher performance the eSi-RISC user-
defined instructions were explored as a simple expansive mechanism for offloading computation. The results are summarised in the charts below.

The application code is documented in this paper for reference. A 2.56x cycle count speed up is achieved for a small addition of hardware, and the encryption becomes comparable to using T-tables.

Although this white paper has concentrated on AES encryption the same principles apply to the key schedule generation and decryption, and eSi-RISC provides a efficient solution for these also.

The clear message is that exploiting the software algorithm and executing a subroutine in fewer cycles leads to a lower power consumption, or the ability to trade those cycles for performance in another part of the system.

Many simple algorithms can be accelerated with the addition of small hardware modules. By adding these in as custom instructions the module becomes tightly coupled with the processor and has a bit exact C code simulation model. Examples of suitable algorithms include...
• CRC
• IP checksum calculation
• Max/Min search
• Sorting
• Sqrt
• Cordic
• Data scrambler
• Convolutional encoder
• Viterbi and Turbo decoder
• Sin/cosine generation
• Galois field multiplier
• G.711 u/A-law conversion
• MP3 sample dequantization
• Y'CrCb to R’G’B’ conversion

About EnSilica
EnSilica is an established company with many years experience providing high quality IC design services to customers undertaking FPGA and ASIC designs. We have an impressive record of success working across many market segments with particular expertise in multimedia and communication applications. Our customers range from start-ups to blue-chip companies. EnSilica can provide the full range of front-end IC design services, from System Level Design, RTL coding and Verification through to either a FPGA device or the physical design interface (synthesis, STA and DFT) for ASIC designs. EnSilica also offer a portfolio of IP, including a highly configurable 16/32 bit embedded processor called eSi-RISC and the eSi-Comms range of communications IP.

References
2. IEEE Std 802.11-2007, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications
3. IEEE Std 802.15.3-2003, Part 15.3: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for High Rate Wireless Personal Area Networks (WPANs)
4. IEEE Std 802.15.4-2006, Part 15.4: Wireless Medium Access Control (MAC) and Physical Layer (PHY) Specifications for Low-Rate Wireless Personal Area Networks (WPANs)
7. IEEE Std 1675, Standard for Broadband over Power Line Networks: Medium Access Control and Physical Layer Specifications