eSi-RISC

Configurable Embedded RISC Processor IP

eSi-RISC is a highly configurable microprocessor architecture for embedded systems, that scales across a wide range of applications.

The RISC IP core has been silicon proven in a number of ASIC and FPGA technologies.

  • Configurable 16 or 32-bit, 5-stage pipelined RISC, load-store architecture.
  • Implemented in as little as 8k ASIC gates for minimum 16-bit configuration.
  • Intermixed 16 and 32-bit instructions gives exceptional code density.
  • Uses industry standard bus architecture for IP interconnection (AMBA AXI/AHB/APB).
  • Configurability and custom instructions will deliver a solution with exceptionally low-power.
  • Choice of von Neumann or Harvard memory architecture.
  • Supports user and supervisor modes.
  • JTAG or serial hardware debug.
  • Applications include smart sensors, IoT, touch screen controllers, medical, power management, metering, wireless or mobile products.

icon-esi-risc-a1

esi-risc

Document Downloads

eSi-RISC Product Family

eSi-1600

The eSi-1600 16-bit CPU core is a low-cost, low-power processor. It offers similar performance to more expensive 32-bit CPUs while having a system cost comparable to that of 8-bit CPUs.

Read more

eSi-1650

The eSi-1650 16-bit CPU core is a low-cost, low-power processor with option for instruction and/or data cache. The low-gate count and cache feature provides a very power and area efficient solution for mature process nodes that use OTP or Flash for program memory..

Read more

eSi-3200

eSi-3200 32-bit CPU core is an extremely small, low-cost, low-power processor ideal for integration into ASIC and/or FPGA designs with on-chip memories. It is particularly suited to embedded control applications.

Read more

eSi-3250

eSi-3250 32-bit CPU core is a high-performance processor ideal for integration into ASIC and/or FPGA designs with off-chip memories. The instruction and data caches plus memory management unit means the eSi-3250 is suited to a wide range of applications including running complex operating systems such Linux and uClinux.

Read more

eSi-3260

eSi-3260 32-bit CPU core is a high-performance processor with SIMD DSP extensions,  it makes ideally suited to sensing and touch screen  controller applications.

Read more

eSi-32X0vsfp

Vector Floating-Point Processor

eSi-RISC IP Technical Overview

  • Benefits

    • Highly configurable, allowing the processor to be tailored to fit a wide range of applications, on both FPGA and ASIC technology.
    • Performance and code density amongst the very best available.
    • Silicon proven.
    • License-free SW development using GNU tools.
    • Competitive licensing terms.
    • Backed up by the EnSilica reputation for quality design services.
  • Development Kit

    A hardware development kit is available for evaluating these cores. This board provides a range of memory and external interfaces to suit most applications.

  • Toolchain

    RISC2
    The toolchain is based upon the industry standard GNU toolchain, which includes an optimising C and C++ compiler, assembler, linker, debugger, simulator and binary utilities. All these tools can be driven by the customisable Eclipse IDE (Integrated Development Environment). The toolchain is available for both Windows and Linux hosts and is available to use at no additional cost.

  • IP Delivery

    The eSi-RISC is implemented as a soft IP core, based on synthesisable Verilog RTL and can be easily ported to a wide range of ASIC processes and FPGAs. The design is DFT ready, supporting full scan insertion for all flip flops and memory BIST.

    A selection of AMBA peripherals are supplied with the core, including: UART, SPI, I2C™, Timer, PWM, Watchdog, GPIO, PS/2, Ethernet MAC as well as a static memory interface and DMA engine. By using an industry standard bus, a wide range of 3rd party IP cores can also be used.

  • Support

    By utilising EnSilica’s system level design expertise to define the most appropriate configuration for your particular application and then using our design services to integrate the eSi-RISC core within your particular design, you can achieve a truly optimised solution without any of the pain often associated with embedded processor designs.