Ensilica technical chip layout